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Abstract 
Logical testing of integrated circuits is an indispensable part of their fabrication. Exhaustive 
testing of a VLSI (very large scale integration) circuit, which can detect all its faults, is 
impractical due to the complexity of such circuits and the number of input patterns that have to 
be applied. A circuit with n inputs would require 2” different input patterns to be exhaustively 
tested. To overcome this problem when n is larger than about 20, the circuit can be partitioned 
into subscircuits each with fewer inputs, which can then be tested exhaustively. This procedure, 
known as the pseudo-exhaustive testing has a better fault coverage than classical methods. In 
this paper we present a graph partitioning model for the problem of partitioning a combina- 
tional VLSI circuit represented by a directed acyclic graph. However, any direct approach to 
finding an optimal solution to the graph partitioning problem will require an inordinate 
amount of computation. Therefore, we propose a polynomial complexity algorithm, composed 
of two phases, which has been tested with benchmark ISCAS circuits. 
1. Introduction 
The application of integrated circuits (IC’s) and the process of component miniatur- 
ization have fueled the trend to build smaller computers and data processing equip- 
ment with higher component densities. The breakthrough offered by large scale and 
very large scale integration (LSI/VLSI) permit the placement of several thousands of 
logic gates on a pluggable unit. 
The importance of testing (the ability to tell a good machine, one that operates as it 
was designed, versus a faulty machine), has grown as integration densities have 
increased. However, the difficulty of testing of LSI/VLSI devices has increased by an 
order of magnitude. 
To cope with the testing problem, new methods have been introduced to permit 
testing logical responses of thousands of gates. Moreover, the importance of “design 
for testability” has been emphasized and new design techniques proposed which 
would facilitate testing procedures. Muehldorf and Savkar [26] give a comprehensive 
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overview of the state of the art up to and including 1977; Williams [40], [41], and Tsui 
[35] discuss different design techniques for testability. For detailed description of 
these techniques ee [S]. 
Next we give some definitions and describe the problem of testing combinational 
circuits. 
1.1. Definitions 
A combinational integrated circuit (CIC) is made up of the following elements: 
Primary inputs pass binary data from the outside world to the CIC. 
Logic gates perform various logical operations. The basic logic gates perform 
operations AND, OR, NAND, and NOR. There is also the inverter which performs 
NOT (see Fig. 1). Complex logical functions can be designed using these simple gates. 
For example, for the two functions G = AB + E and F = R + [AB(C + a)], circuit 
1 in Fig. 2 can be designed. This circuit has 6 inputs, and 9 gates. 
Primary outputs pass on the binary results of logical operations performed by the 
CIC to the outside world. The two outputs of circuit 1 are labelled F and G. 
inputs Wcpul hpuls OUlp”l 
S=A+B S=A+B 
Fig. 1. Simple logic gates (source: MAS189 [18]). 
Fig. 2. Circuit 1 (source: Wiatrowski and House [39]). 
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Logical signals pass one bit of information (0 or 1) between various elements 
mentioned above. 
Logical paths go from the inputs through the gates to the outputs. Every path 
consists of a number of signals which join an input to a gate, a gate to another gate, or 
a gate to an output. Since a CIC does not have any memory elements, there are no 
loops or closed paths in such circuits. In some real CIc’s, an input might be connected 
directly to an output, and there may be signals in series. 
Fan-in is the number of predecessors of an element. For example in Fig. 3, gate 
P has a fan-in equal to two. Inputs have zero fan-in. Gates may have large fan-ins, and 
outputs have only one predecessor. Generally the term fan-in is used when there are 
more than one predecessors. 
Fan-out is the number of successors of an element. For example in Fig. 3, the 
fan-out of gate Q is equal to two. Outputs have no successors. Inputs and gates may 
have large fan-outs. This term is usually employed when an element has more than 
one successor. 
Reconvergentfan-out is the term used to indicate different paths between some pairs 
of gates. For example in Fig. 3, the fan-out at gate A has reconverged at gates B, C, 
and D, forming, respectively, 2, 2, and 4 paths from A to B, to C, and to D. 
For more details see any textbook on VLSI engineering: for example Wiatrowski 
and House [39] provide a highly readable handbook. 
1.2. Testing a CIC 
Testing a CIC means introducing various O-1 patterns (test vectors) through its 
inputs and reading the results at its outputs, to verify that logic gates perform 
correctly and that no physical faults (bridging faults, stuck-at-faults, etc.) exist. For 
example, test vectors for circuit 1 will be of the form (ABCDER), where each input can 
be either 0 or 1, such as (100 1 1 l), (1 1 1 10 l), etc. In order to insure that a CIC is 
fault free, it should be tested exhaustively by introducing possible C&l patterns. Given 
a CIC with IZ input pins, it would take 2” test patterns to exhaustively test the 
circuit. 
With a tester which could provide a test pattern and read the response from the 
circuit’s output pins in say, 1 us, a circuit with n = 100 would take over 4* 101’ years 
to test. Such a test cycle time is clearly impractical. To reduce the test set a process 
known as “fault simulation” is performed which determines the faults in a circuit that 
can be detected by a series of given test vectors. However, this method has been 
criticized mainly for the following reasons (see e.g. [22, 301). 
(1) A fault model with assumptions about the types of faults that might arise is 
required. Since the classical simple models with the assumption of single stuck-at-fault 
are no longer valid for the VLSI circuits, more complex models are required, but they 
substantially increase the difficulty of test pattern generation. 
(2) The automatic test vector generation is costly and typically does not provide 
sufficiently high fault coverage. 
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Fan-out Reconvergent fan-out 
Fig. 3. Fan-ins and fan-outs. 
(3) An expensive tester is required. When test generation produces many patterns, 
the tester is tied up for a long time so that many testers must be used. 
(4) As the circuit grows in size, simulation time increases exponentially. 
Alternative methods such as built-in-self-testing (BIST), where expensive xternal 
testers are no longer required (see e.g. [42]), or locally exhaustive testing (see e.g. [ 151) 
have been proposed in order to overcome some of these problems. 
Moreover, decomposing large CICs into testable overlapping subcircuits, each with 
fewer inputs has been suggested as an alternative approach to exhaustive testing. This 
procedure, known as pseudo-exhaustive testing, was introduced around 1980, and the 
first to discuss it fully were Bozorgui-Nesbat and McCluskey [7]. Then McCluskey and 
Bozorgui-Nesbat [22] combined the notion of BIST with pseudo-exhaustive testing by 
suggesting a method for reconfiguring the existing registors of a CIC into modified linear 
feedback shift registors (LFSR’s) which, in test mode, apply the exhaustive test patterns or 
convert the responses into signatures, and in normal mode, function as before. 
Other works on pseudo-exhaustive t sting have been presented in the past ten years 
which in general follow one of two approaches. In the first approach, algorithms to 
decompose a CIC into subcircuits which may overlap are proposed. Works by Bhatt 
et al. [6], Min and Li [25], Shperling and McCluskey [32], and Udell and McCluskey 
[36] fall into this category. 
In the second approach, having already been given a segmented CIC, implementa- 
tion problems such as accessing the subcircuits’ inputs and outputs or inserting 
additional hardware into the CIC are considered. Works by Akers [l], Barzilai et al. 
[3], Chen [9], Tang and Chen [34], Vasanthavada nd Marinos [37], and Wang and 
McCluskey [38] fall into this category. Patashnik [27] gives a summary of the 
research done in these two approaches up to and including 1988, where an unrestric- 
tive fault model is used, one assuming that the circuit, if faulty, is still combinational. 
He also shows that decomposing a CIC into testable subscircuits is an NP-complete 
problem. More recently, Su and Kime [33] have proposed a computer-aided esign 
tool to decompose semiregular CIC’s and performe pseudo-exhaustive BIST. 
1.3. Advantages and drawbacks of pseudo-exhaustive testing 
The advantages of pseudo-exhaustive t sting compared to other methods practiced, 
and its fault coverage have been discussed by Archambeau and McCluskey [a], and 
Millman and McCluskey [23]. We briefly mention some of these advantages: 
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(1) It does not rely on a fault model and is thus not limited to any specific class of 
faults such as stuck faults. 
(2) It guarantees 100% coverage for single stuck faults without any fault simulation 
being required. 
(3) The computation time to determine the test set depends only on the number of 
inputs and outputs in the circuit, and it is much smaller than for test pattern 
generation. 
Although pseudo-exhaustive t sting has a higher performance than other testing 
procedures, it has, nevertheless, two inconveniences. 
(1) It requires longer test cycles because subcircuits overlap and are tested serially 
(one at a time), and because more test patterns (than in fault-simulation, for example) 
have to be applied to the circuit. It is for this reason that, in general, the cost function 
to be minimized is represented in terms of the total test length, which is the sum of test 
lengths of individual subcircuits. For example, Patashnik [27] defines the cost of 
pseudo-exhaustive t sting as the total number of different est vectors needed, which is 
equal to Cl= r 2”i, where ni is the number of inputs of the ith subcircuit, and k is the 
number of subcircuits. 
(2) It does not provide 100% fault coverage, as does exhaustive testing. Faults that 
escape detection are faults in different subcircuits that mask each other, and faults that 
add memory. 
The first inconvenience, however, can be removed if the CIC is partitioned into 
non-overlapping subcircuits, which may then be tested in parallel. In that case 
test length will be equal to the test time of the subcircuit with the largest number of 
inputs. 
1.4. Parallel testing 
Parallel testing and parallel generation of test vectors have recently attracted more 
attention in literature. Inoue et al. [17] and Matsuda et al. [19] have considered 
parallel testing technology for VLSI memories which reduces the test time drastically. 
Patil and Banerjee [28, 291 propose heuristics to partition faults for parallel test- 
vector generation in fault simulation environment, with the objective of minimizing 
the overall run time and test length of CIc’s. 
In pseudo-exhaustive t sting, Barzilai et al. [4] have proposed a technique called 
“syndrome testing” by which they perform a parallel testing of all functions in 
a subcircuit (which they call a “macro”) of a CIC. Moreover, those subcircuits which 
have disjoint sets of inputs can be syndrome tested in parallel. They do not propose 
any algorithm to partition the CIC, and suppose that it is already partitioned. 
McCluskey [20,21] has suggested a method called “verification testing” in which, 
without partitioning the CIC and only by an appropriate choice of input patterns, it is 
possible to apply a reduced set of input combinations to each output concurrently 
rather than serially. His method, however, depends on the structure of the CIC and 
cannot be applied universally. 
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Roberts and Lala [30] propose an algorithm to partition a CIC into subscircuits 
each having more or less the same number of inputs, which can then be tested in 
parallel. 
Their algorithm, however, has certain drawbacks, some of which have been men- 
tioned by the authors themselves, others discussed briefly in [ll], where an algorith- 
mic description of their method is also given. Davis-Moradkhan and Roucairol [13] 
propose a mathematical model to partition a CIC into subscircuits each having at 
most L inputs, where L is a predefined parameter. They also suggest two algorithms 
“ESP” (evaluation, segmentation, partition), and “MRL” (modified algorithm of 
Roberts and Lala), which they compare using ISCAS85 circuits [8]. 
In this paper we present a polynomial complexity heuristic “CEP” (combinational 
circuit evaluation and partition), which is compared with “ESP” and “MRL” and is 
shown to be more efficient. “CEP” is based on an earlier algorithm presented in [12]. 
2. The problem of partitioning a CIC 
2.1. Assumptions 
As mentioned earlier, to exhaustively test a combinational circuit 2” patterns have 
to be applied to its at input pins. For II larger than about 20 exhaustive testing is 
impractical. Therefore CIc’s with n > 20 have to be partitioned into subcircuits each 
with fewer inputs, which can then be tested with integrated linear feedback shift 
registers (LFSR’s). Clearly if subcircuit i has ni inputs, the LFSR used to test it 
exhaustively must have at least ni flip-flops (or bits). 
We assume that the maximum time for the test is set at T, during which time all 
subcircuits will be tested in parallel. Let L be an integer such that all 2L input patterns 
may be generated in such time that will permit the completion of pseudo-exhaustive 
testing in time T. Thus, L is an upper bound on the number of inputs that a subcircuit 
may have. We call L the partition parameter. The problem is then to partition the CIC 
into k (k not Jixed) subcircuits, such that each subcircuit has at most L input pins. 
Furthermore, each subcircuit must contain at least one gate, otherwise there will be 
nothing to test. 
It is intuitively clear that the larger L is, the fewer subcircuits would be created. 
However, L is bounded above by the testing time. With the available testers, the 
testing time required is such that, for practical purposes, L should be at most equal to 
20. In our experimental results, we have run our partitioning algorithms with 
L ranging from 15 to 20 to find out any significant dependence of L on the circuit’s 
shape or size. In all cases, the larger L is the better are results, whatever the shape or 
the size of the circuit. 
Partitioning a circuit involves inserting additional logic into signal paths that are to 
be cut, so that the normal propagation of those signals can be modified. Consider the 
circuit in Fig. 4, in which the output of gate P is fed into gate Q. If for the partitioning 
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Fig. 4. Circuit 2 before partitioning (source: Roberts and Lala [30]). 
subeilcuit A palabing logic subeiiuit B 
Fig. 5. Circuit 2 after partitioning (source: Roberts and Lala [30]). 
it is required to cut the signal PQ, an extra logic along the link between gate P and 
gate Q is inserted as shown in Fig. 5. 
While not in test mode the test signal is at logic zero and a logical connection exists 
between the output of P and the input to Q. When the test signal is asserted, subcircuit 
A is disconnected from subcircuit B. 
Thus everytime a signal is cut a pseudo-primary input (or simply pseudo-input) and 
a pseudo-primary output (or simply pseudo-output) are created. For simplicity we will 
assume here that none of these additional input/outputs are regrouped into a single 
input/output, although in practice it is possible to do so. 
Since cutting a signal produces one additional input, when considering potential 
subcircuits, we will have to account for not only the number of primary inputs they 
already have, but also for the number of additional inputs that will be created. Thus 
for example in Fig. 5, subcircuit A will have 4 primary inputs (il to i4), while subcircuit 
B will have 3 primary inputs (i5 to i7) plus one pseudo-input (8). Notice that the 
additional input is part of the subcircuit whose incoming signal was cut. Therefore, if 
subcircuit i has ni inputs, and ci is the number of pseudo-inputs (cuts) created for 
partitioning, the relation ni + Ci < L must hold. Needless to say, the outgoing signals 
from a subcircuit which are cut should not be counted. 
2.2. Graph representation of a CIC 
Let G = (X, A) be the graph corresponding to the combinational circuit C, called 
a circuit-graph, where X represents the set of components (inputs, gates, outputs) of 
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GMES oInmJl5 lNFvrs GAITS OUlFUlS 
Fig. 6. Circuit 3 and its graph representation. 
C and A represents the set of signals. The indegree and outdegree of vertex v E X are 
denoted by d- (v) and d + (v), respectively. Similarly the set of vertices not in Xj, with at 
least one successor in Xj is denoted by o-(Xj). The circuit graph G is a directed 
acyclic graph (DAG) with the following properties: 
X = EuPvS, 
where 
E # 0, FJ # 8, Sf& 
VeE E d_(x) = 0, d+(x) 2 1; 
V’PE P K(x) 2 1, d+(x) 2 1; 
Vs E s K(x) = 1, d+(x) = 0. 
E, P, and S represent, respectively, the set of primary inputs, the set of logic gates, and 
the set of primary outputs. Thus vertices in E and S have zero indegree and zero 
outdegree, respectively, while vertices in P have positive indegree and outdegree. For 
simplicity, throughout this paper, we call vertices in E, inputs, vertices in P, gates, and 
vertices in S, outputs. 
In some real circuits, the associated graph may consist of two or more disjoint 
subgraphs Gi, . . . , Gr,, . . . , GB, where Gb = (X,, Ab) is connected and Xbn E # 8, 
XbnP # QJ, X,nS # 8, Vb =l,..., B. 
Then the problem would be to partition those subgraphs which have more than 
L inputs. Therefore, without loss of generality, we will assume that G is a weakly 
connected graph. It should be noted that graphs representing realistic CIc’s are 
non-planar (for definitions concerning graphs see [lo]). 
It should be added that, just as the associated graph of a realistic CIC may be 
composed of two or more disjoint subgraphs, after the partitioning of the CIC into 
subcircuits, the associated subgraphs may in turn consist of two or more disjoint 
subgraphs. This fact does not effect the testing of the CIC. Circuit 3 and its graph 
representation are shown in Fig. 6, where orientation of arcs is indicated. In the rest of 
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this paper, orientations will not be shown, as it is understood that arcs are always 
orientated from inputs towards gates and outputs (from left to right). 
2.3. Graph partitioning model (GPM) 
The problem of partitioning G into testable subcircuits is identical to the problem of 
partitioning X into subsets Xi, . . . ,Xj, . . . ,Xk (k not fixed) with the objective of 
minimizing k such that: 
(i) X = uJ=,Xj andXjnXi=@,Vj#i,j,i=l,..., k; 
(ii) XjnP # 0, Vj=l,...,k; 
(iii) nj+cj=lxjnEl+lo-(Xj)l < L,Vj=l,...,k; 
(iv) the subgraph G, = (Xj, Aj), induced by Xj is connected, Vj = 1, . . . , k; (alterna- 
tively Gj has at most H non-empty connected components, where H is given and 
Xh nP # 8, Vh = 1,. . . , H). 
Proposition 2.1. The graph partitioning model, GPM, is equivalent to the problem of 
partitioning a CIC into testable subcircuits. 
Proof. Constraint (i) simply insures that the subsets of vertices are disjoint and that 
their union is equal to the set X of vertices. In (ii) it is required that there be at least 
one gate in each subcircuit. Constraint (iii) is the testability constraint, in which 
nj = JXjn El > 0 is the number of primary inputs, and cj = I o- (Xj)l > 0 is the 
number of pseudo-inputs created due to cuts. Notice that for several incoming arcs 
from the same vertex, only one pseudo-input is created. In (iv) it is mentioned that 
associated subgraphs may consist of disjoint subgraphs. This fact does not effect 
testing procedure, however this condition should be added to avoid subcircuits that 
have isolated inputs or isolated outputs. Condition (iv) can also be written as: ‘v’ee Ej, 
there exists arc (e, v) for some v E Pj, and VSE Sj, there exists arc (v,s) for some 
VEPj. 0 
The necessity of constraint (iv) can be seen from the following example. In Fig. 7, if 
we take the set Xj = {el, e4,p3,sl), condition (ii) is verified since Xj contains a gate. 
Fig. 7. Circuit 4. 
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However, Xj is composed of three subsets: {el}, {e4,p3), and (~1). It is clear 
that {el} and {sl} do not satisfy condition (iv); and Xj is not a meaningful 
subcircuit. 
Note: It is important to note that the originality of this graph partitioning 
model lies in the supplementary constraint on testability of each subcircuit. While in 
classical partitioning problems, one aims at minimizing the number of cuts 
or maximizing the number of elements in each part subject to some constraints, 
here, in addition to these two objectives, we also aim at creating subcircuits that are 
testable. 
The testability constraint is not a usual constraint because the process of creating 
subcircuits is gradual and each time an arc is cut, the original circuit is augmented by 
the insertion of an additional pseudo-input/output. 
2.4. Linear integer programming model (LIM) 
We have formulated the graph partitioning model (GPM) as a linear integer 
programming model with O-l variables, denoted LIM, which is presented in this 
section. 
Let G = (X,A) be a circuit graph that we wish to partition, and let J be an upper 
bound on the number of subcircuits, l/‘j, that will be created. 
For every vertex, u E V = E u P, and for every subset l/j we define 
1 if arc (u, U) E A, 
a 
‘” = 0 otherwise, 
1 
‘j = 
if subcircuit T/j is created, 
0 otherwise, 
1 
X"j = 
if 21 E l/j, 
0 otherwise, 
1 
zuoj = 
if x”j = 1, and xuj = 0, 
0 otherwise. 
Therefore, each time an incoming arc, (u, v), to the subset Vj is cut, Z,“j will become 
equal to 1. Thus EU, VEV aUoz,,j will be equal to the number of incoming arcs to subset 
Vj which are cut for partitioning. 
The partitioning problem presented in Section 2.3 can be formulated as follows, 
where the objective is to minimize the number of subcircuits. 
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Lim 
Min i yj 
j=l 
such that: 
yj + C Xej d C X”j < NY, j = 1, . . . , J, 
6?EE "SV 
Uf” 
u?E ‘“j + .,:V auvzuvj < L, j = 1, . . . , J, 
1 aeox,j > X,j Vee E, and ‘v’j, 
OSP 
x”j 2 ztd”j b’u,v E V, u # v, and Vj, 
1 - x”j > .Z”“j VU,V E V, u # V, and ‘dj, 
x”j - x,j < Z,“j VU,V E V, u # V, and Vj, 
yj, x”j, Z,“j E (0, l} VVE V, and Vj. 
141 
(4.1) 
(4.2) 
(4.3) 
(4.4) 
(4.5) 
(4.6) 
(4.7) 
Proposition 2.2. The graph partitioning model GPM is equivalent to the linear model LIM. 
Proof. (For brevity we have included a shorter version of the proof in this paper.) 
Constraint (4.1) is equivalent to condition (i) of Section 2.3, which states that every 
element in the circuit should be included, and that subcircuits should be disjoint. 
In constraint (4.2), N represents a large positive number. When yj = 1, and subcir- 
cuit T/j is created, constraint (4.2) becomes 
1 + C X,j d C X”j < N. 
‘ZSE “SV 
Since the right-hand side inequality is now redundant, constraint (4.2) becomes 
1 xvj 2 1 + 1 Xej. 
"SV C?EE 
This is equivalent o condition (ii) of Section 2.3, which states that there should be at 
least one gate in each subcircuit. And, when yj = 0, i.e., subcircuit T/j is not created, 
constraint (4.2) becomes 
0 + 1 Xej < C Xuj < 0, 
eEE "EV 
which implies x”j = 0, VVE V, as expected. 
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Constraint (4.3) is equivalent o condition (iii) of Section 2.3, that the total number 
of inputs (primary and pseudo) in any subcircuit should not exceed L. The first term in 
(4.3) is the number of primary inputs, the second term is the number of incoming arcs 
to l/j which are cut (pseudo-inputs). Notice that here, for simplicity, we assume that 
for every arc that is cut a pseudo-input is created. 
Constraint (4.4) is equivalent o condition (iv) of Section 2.3, which states that there 
should not exist isolated inputs in a subcircuit, i.e., if input e is in l/j then there should 
be at least one element in Pj which is a successor of e. 
The constraints of the form (4.5H4.7) insure that only the incoming arcs to 
a subcircuit which are cut, are counted and not the outgoing cut arcs. And this 
completes the proof. 0 
Methods to find exact solutions to graph partitioning problems have been sugges- 
ted in the literature. For example, Minoux [24] has proposed a method to solve large- 
scale set covering/set partitioning problems by linear relaxation and column genera- 
tion. However, results obtained by this method only set lower bounds which can 
subsequently be exploited within branch-and-bound procedures to get optimal inte- 
ger solutions to the problem under consideration. Since these methods are computa- 
tionally too expensive, due to the size of VLSI circuits, we have not persued them and 
have contended ourselves with simple and fast heuristics, which will be explained in 
Section 4. 
3. Fundamental properties of subcircuits 
Let G = (X, A) be a circuit graph. In the process of partitioning G into k subgraphs, 
G will be augmented by the addition of pseudo-inputs/outputs. The augmented graph 
will be denoted by G’ = (xl, A’), with X’ 2 X, and X’ = EuPuS, where E is the set 
of primary and pseudo-inputs, and S represents the set of primary and pseudo- 
outputs. In the remainder of this paper, unless otherwise stated, the terms inputs and 
outputs will indicate both primary and pseudo-inputs/outputs. 
G’ consists of k disjoint subgraphs G;, . . . , GJ = (Xi, A>), . . . , G; where: 
(i) X’ = Uf= 1 XJ andX:nXJ=@,Vi#ji,j=l,..., k; 
(ii) /PJl > 1, Vj=l,...,k; 
(iii) IXJnEl 6 L, ‘dj =l,...,k; 
(iv) the subgraph G; = (Xi, A>), induced by Xi is connected, Vj = 1, . . . , k; (alterna- 
tively GJ has at most H non-empty connected components, where H is given and 
XinP’ # 8, WI =l,..., H). 
Example. In Fig. 8 a circuit graph G is represented, where L = 3, and the two arcs (~1, 
~4) and (~4, ~5) are cut. The resulting augmented graph G’ is represented in Fig. 9, 
where two pseudo-inputs and two pseudo-outputs have been added. 
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Fig. 8. Circuit graph G. 
Fig. 9. Augmented circuit graph G’. 
Subsets of X’ have certain fundamental properties, which we have exploited in our 
algorithms to partition CIc’s. These properties are presented in this section in the 
form of propositions. Proofs of these propositions are straightforward and follow 
immediately from conditions (+0(v), and from definitions below. Therefore we give 
proofs only for less obvious propositions. 
3.1. Definitions 
Correspondence: We suppose that the circuit graph G’ = (X’, r) is represented by its 
set of vertices and correspondence r, which shows how the vertices are related to each 
other. 
Thus d-(u), r-(u) and r,T (u) denote, respectively, the indegree, the set of prede- 
cessors and the jth predecessor of vertex u. Likewise d+(u), Tt (u) and yj’(u) denote, 
respectively, the outdegree, the set of successors, and the jth successor of u (we assume 
that both sets r-(u) and r’(u) are linearly ordered for all u). When there is no 
ambiguity the suffix (u) will be dropped. Similarly for a subset of vertices V, w- (I’) 
denotes the set of vertices not in V with at least one successor in I’, and w+(V) denotes 
the set of vertices not in I/ with at least one predecessor in I’. 
Reaching set: We note R(u), the reaching set of vertex u, the set of vertices that can 
reach vertex u, i.e., R(u) = { w E X’ 1 w # u and there exists a path from w to u}. 
Similarly, the reaching set of a set of vertices, I/, will be denoted by R(V), where 
R(V) = U,,&(U) - v. 
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Fig. 10. Reaching sets and ancestor sets. 
Example. In Fig. 10, the reaching set of gate p6 is: R(p6) = {el, . . . , e6, pl, ~2, ~3, ~5). 
And the reaching set of the subset I/ = (~6, ~7) will be: R(V) = {el, . . . , e7, pl, . . . ,p5). 
Notice that p6 which is in R(p7) is not in R(V). 
Ancestor set: The ancestor set of a vertex u, denoted by AS(u) is the set of primary 
and pseudo-inputs directly or indirectly feeding it, i.e., AS(u) = {e E R(u)1 e E E}. The 
ancestor set of a set I/ of vertices is denoted by AS(V), where AS(V) = uvoy AS(u). 
Similarly the ancestor set of subcircuit GJ = (Xi, Ai) will be denoted by AS(GJ), where 
AS(G;) = X;nE. 
Example. In Fig. 10, the ancestor set of gate p5 is: AS(p5) = {el, . . . , e6), and the 
ancestor set of l’ = (~5, ~6) is: AS(V) = {el, . . . ,e6}. And the ancestor set of GJ is: 
AS(Gi) = {el, . . . , e7}, taking the whole figure as representing subcircuit GJ. 
Value: The value of vertex u, denoted by u(u), is equal to the cardinality of AS(u), i.e. 
it is the number of inputs directly or indirectly feeding u, u(u) = IAS(u)l. Clearly u(u) is 
equal to one for inputs because very input is fed by itself only. Similarly the value of 
set V of vertices will be denoted by u(V), where u(V) = ( AS( V)( = 1 iJvev AS(u)!. And the 
value of subcircuit G> will be denoted by u( GJ), where u (GJ) = 1 AS( Gi) I = I XJ n E 1. 
Example. In Fig. 10, 24~6) = 6, and u(V) = 7, where I/ = {p6,p7}. And taking the 
whole figure as representing subcircuit GJ, we will have u(GJ) = 7. 
Testable subsets and subcircuits: A subset of vertices is testable if u(V) d L. 
Likewise, a subcircuit G> is testable with respect o L, if u(XJ) $ L. This is equivalent 
to saying that subset XJ is testable with respect o L. 
Example. In Fig. 10, if L = 5, then subset V = {pl, p2), with u(V) = 3 < L is testable, 
while subcircuit G; is not testable, because u(GJ) = 7 > L. 
Maximal testable subsets: A testable subset V is maximal if u( V) = L, and no other 
testable subset W exists, such that W 3 V. 
Example. In Fig. 10, if L = 6, the two subsets I/ = {el, . . . ,e6, pl, . . . ,p3}, and 
W = {el, . . . , e6, pl, . . . , ~6) are testable. It is clear that W is maximal while I/ is not, 
because W 3 V. 
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Fig. 11. Circuit 5. 
Saturated testable subsets: A testable subset V is saturated with respect to L, if 
u(V) < L, and no other vertex can be added to it to make it maximal, either because 
jw+(V)J = 0, and Io.-(V)( = 0; or that u(Vuu) > L, MIE~J+(V)UO-(V). 
Example. In Fig. 10, the subset V = {el, pl} is saturated with respect o L = 2, since 
u(V) = 1 < L, and if we add p2 or p5 to it, its value will become greater than L. And if 
the whole figure is considered to represent a component, GJ, of a larger circuit graph 
G’, then with respect to L = 10, G; is saturated since u(GJ) = 7 < L, and it is not 
connected to any other vertex of G’ which could have been added to it. 
3.2. Propositions 
The purpose of this section is to present rules that we have used in our heuristic to 
evaluate and partition circuit graphs. Clearly, the simplest heuristic rule that can be 
used to partition a circuit graph is to isolate all gates by cutting the appropriate arcs 
so as to create 1 P 1 subcircuits. This, in fact, corresponds to the worst case, because for 
every fan-out that is cut additional gates are added to the circuit, which have to be 
tested along with the existing gates. Therefore, since our objective is to minimize the 
number of subcircuits, a more suitable heuristic rule has to be applied. 
Another simple heuristic rule is to choose arcs to be cut at random. But it should be 
clear from constraints imposed on the problem of partitioning a circuit graph that not 
all arcs in a circuit graph may be cut. Constraints (iv) of Section 2.3, implies that inputs 
and outputs must not be isolated. Therefore cutting those arcs that will result in 
isolating inputs/outputs must be avoided. For example in Fig. 11, arcs such as (el, pl) 
or (e4, p4), or (~7, sl) cannot be cut. Moreover, as shown in Proposition 3.5, cutting 
certain arcs is redundant since the value of the vertex fed by them may remain 
unchanged or may even increase. For example, cutting arcs (pl, p5), (p2, p5), or (~3, ~5) 
in Fig. 11 is redundant, as the value of p5 will remain unchanged. Thus a rule is needed 
to decide which arcs are to be cut. 
Now suppose that a rule exists, for example suppose that a list of potential arcs for 
cutting is prepared and arcs are chosen at random from this list. Once an arc is cut, it 
should be verified if further cuts are required or not. For example, suppose that in Fig. 
11 arc (~3, ~6) is randomly chosen from this list to be cut. However, although the value 
of p6 is reduced to 2, the value of sl is increased to 5. Therefore a rule is needed to 
correctly evaluate the eflect of cutting arcs and to decide whether further cuts are 
required. 
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A simple rule that may be applied is to re-evaluate all vertices in the reachability set 
of the pseudo-input created after each cut, and check the new values of outputs. Then 
as long as there are outputs with value superior to L, the above steps of choosing an 
arc at random from the list, and re-evaluating and checking the values of outputs have 
to be repeated. 
However, as shown in Lemma 3.2 this condition is not sufficient, i.e., even if the 
values of all outputs of a circuit are less than or equal to L, the circuit may still not be 
testable. Therefore a rule is required to define subcircuits that have been created in order 
to count the number of inputs feeding them and to make them mutually independent by 
further cuts, when necessary. 
It is obvious that if we create larger subcircuits having as many inputs as possible, 
then the total number of subcircuits will be reduced. This is why in our algorithm our 
objective has been to create subsets as close to maximal as possible. And the rules used 
for cutting arcs, which are presented in Lemma 3.4, are derived from this objective. 
In this section we will first present a recursive formula which is used in heuristic 
“CEP” to evaluate the vertices of a circuit graph, then we will present the rules that we 
have used in our heuristic to add vertices to a given subset in order to make it either 
maximal or saturated. Then rules to cut arcs in order to isolate this subset from the 
rest of the circuit graph are presented. 
3.2.1. Evaluating the vertices of a circuit graph 
Evaluating the vertices of a circuit graph is the procedure to determine how many 
ancestors directly or indirectly feed each vertex. There are several ways in which this 
can be done. One method, which is quite straightforward and has been used in all 
three heuristics “MRL”, “EPS”, and “CEP”, is explained in the following lemma, 
where a recursive definition of the ancestor set is given. 
Lemma 3.1. The ancestor set of a vertex v, AS(v), can be determined by forming the 
union of the AS’s of the predecessors of v: AS(v) = U:~‘,V’ AS(y; (v)). 
If the circuit graph has a tree structure, i.e., it has no reconvergent fan-outs, then 
evaluation is simpler, as it can be seen by the following proposition and its corollary. 
Needless to say, only combinational circuit graphs may have a tree structure. 
Proposition 3.1. In a combinational circuit graph without reconvergent fan-outs, the 
value of every vertex is equal to the sum of the values of its predecessors. 
Proof. In a circuit without reconvergent fan-outs, there is only one path from each 
ancestor of vertex v to v. Therefore each ancestor of v can be the ancestor of only one 
predecessor of v. In other words: 
AS(y;(v))nAS(yj (v)) = 8, for all i # j, i, j = 1, . . . ,d(v). 
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Fig. 12. A combinational circuit graph with reconvergent fan-outs. 
As a consequence: 
d-(u) d-(v) 
u(u) = u ASbY( = C u(Y;(v)). q 
i=l i=l 
Corollary 3.1. Zf all the predecessors of a vertex, v, have distinct ancestors, then even if 
the circuit graph does not have a tree structure, the value of v is equal to the sum of the 
values of its predecessors: 
d- (0) d- (0) 
u(v) = u W%(u)) = c ~(7; (u)). 
i=l i=l 
Example. In Fig. 12, a circuit graph is presented, which has reconvergent fan- 
outs. Nevertheless, since the predecessors of gate p9 have distinct ancestors: AS(p3) 
= (e4, e5, e6}, and AS(p6) = {el, e2, e3). then it follows that: z&9) 
= u(p3) + u(p6) = 3 + 3 = 6. 
3.2.2. Properties of reaching and ancestor sets 
Reaching and ancestor sets of every vertex have important properties summarized 
in Propositions 3.2 and 3.3. These properties are used in other propositions. 
Proposition 3.2. The reaching set of every vertex v E x’, and of every subset of vertices 
V, have the following properties: 
(1) R(u) 2 AS(v) Vu E X’, 
and R(V) 2 AS(V) VV, 
(2) AS(u) = AS@-(u)) = R(v)nE YVE X’, 
and AS(V) = (VuR(V))nE AV, 
(3) W(W$)l = 0 VU E X’, 
and lo-(R(V))1 = 0 VV, 
148 M. Davis-Moradkhan, C. Roucairol 1Discrete Applied Mathematics 62 (1995) 131-165 
(4) &v E R(v): R(u) 3 R(w), AS(u) 2 AS(w)& VEX’, 
(5) V’ z v * u(V’) 2 u(V) v’I/, 
(6) u(VuR(V)) = u(V) VV. 
Example. In Fig. 10, the reaching and ancestor sets of gates pl, p5 and p6, are the sets: 
R(p1) = {el}, AS(p1) = {el}, R(p5) = {el, . . . ,e6,pl,p2,p3), AS(p5) = {el, . . . , e6}, 
R(p6) = {el, . . . ,e6, pl, ~2, ~3, p5}, AS(p6) = {el, . . . , e6). 
It is clear that: 
(1) R(P~) = AS(p6), and R(P~) = WP~), 
(4) R(P~) = R(P~), and R(p6) = Wpl), 
AS(p6) = AS(pS), and AS(p6) 1 AS(pl), 
u(p6) = u(p5), and u(p6) > u(p1). 
Proposition 3.3. The value of a subset of vertices Xi, is equal to the value of this set 
augmented by its reaching set. 
u(X;) = u(X;uR(X;)). (3.1) 
Proof. From Proposition 3.2, for any subset of vertices V we have 
AS(V) = (VuR-(V))n(EuM) = AS(VuR(J’)). 
It follows that: 
AS(XJ) = AS(X;u R(X;). 
Therefore, relation (3.1) holds. 0 
3.2.3. Value of a subset of vertices 
In order to determine the value of a subset of vertices, it is not necessary to 
determine the value of every vertex in that subset. As shown in Proposition 3.4, 
evaluation of the outputs in a subset will be sufficient to determine its value. 
Proposition 3.4. The value of any subset XJ is equal to the value of its set of 
outputs, si 
u(Xj) = u(S>). 
Proof. We create a dummy output, s’, and we join arcs (s, s’), V/SE Si (see Fig. 13). Now 
b’v E Xi, we have u E R(s’). And since Xi I r-(s’), we have Xi = R(s’). As 
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Fig. 13. A subset of vertices. 
e2 r 
6 
4----o sl 
e3-A 
c4 
:x0 L- 
4-o s2 
Fig. 14. A subcircuit which must be partitioned if L = 4. 
a consequence, Proposition 3.2 implies: 
d- (s’) 
AS(X)) = AS(R(s’)) = AS@‘) = u AS(y; (s’)) = AS&). 
i=l 
It follows that u(XJ) = u(SJ). 0 
Lemma 3.2. Zf a subset of vertices is testable, i.e., its value is less than or equal to L, then 
the value of every vertex in this subset, including the outputs, is less than or equal to L. 
Zf u(XJ) 6 L, then u(s) < L, tls~ S[i, and u(v) < L, VVE Xi. (3.2) 
Proof. The proof is an immediate consequence of Proposition 3.4 and of the mono- 
tonicity of the value function (see Proposition 3.2, property (5)). 0 
Relation (3.2) is not a sufficient condition, i.e., U(S) d L, ‘ds~ SJ, does not imply 
u(X)) < L. The following example illustrates this point. 
Example. In Fig. 14, a subcircuit has 6 inputs (u(XJ) > L = 4), while every output has 
a value equal to L (values are indicated on the incoming arcs). In other words, 
although every vertex in this subcircuit has a value less than or equal to L, neverthe- 
less the subcircuit has too many inputs and is not testable. 
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V 
Fig. 15. Vertex v, its predecessors and ancestors. 
3.2.5. Efsects of cutting an arc 
In order to obtain testable subcircuits, some arcs will have to be cut. Intuitively it 
may seem logical that for a vertex v, if an arc along the paths from inputs in AS(u) to 
v is cut, then the value of v will be reduced. This, however, is not true as shown in 
Proposition 3.5. 
Proposition 3.5. If an incoming arc to vertex v, with d-(v) > 2, is cut, then u(v) may 
increase, decrease or remain unchanged. 
Proof. Let yj (v) represent he predecessor of v where arc (y;(v), v) has been cut. Let 
A = U~~‘~!j +iAS(yj( )) v re p resent the union of the ancestor sets of all other prede- 
cessors of v. Then B = An AS(y,F (v)) will represent he common ancestors of y; (v) 
with other predecessors of v, (see Fig. 15). 
Let u’(v) denote the new value of v after arc (y; (v), a) has been cut and a pseudo- 
input created. Now: 
u’(v) = IAl + 1. (3.3) 
In this relation, 1 stands for the value of the new pseudo-input. From definition of 
value we have 
= I~uAW~@))l 
= IA + AS(y;(v)) - Bl 
= IAI + LWY;(~)I - IBI. 
Finally 
u(v) = IAl + u(Y;(v)) - 14. (3.4) 
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U(r_i(V))=4 IBI ~2 u(r-i(V)) = 4. I B I = 3 u(7‘i(V))=4e IBI ~4 
u(v) = 7. u’(v) = 6 u(v) = 7. u’(v) = 7 u(v) = 7, u’(v) = 8 
(a) (b) (cl 
Fig. 16. Examples where the new value of a vertex may increase, decrease or remain unchanged after a cut. 
Comparing the right-hand sides of relations (3.3) and (3.4), we conclude: 
If u(y,:(u)) > lB1 + 1 then u’(u) < u(u) (see Fig. 16(a)). 
If u(y;(u)) = IBl + 1 then u’(v) = u(v) (see Fig. 16(b)). 
If u(y;(u)) < lBl + 1 then u’(u) > u(u) (see Fig. 16(c)). 0 
3.2.6. Maximality conditions for a subset 
The main objective in heuristics presented in the next section is to create testable 
subcircuits as close to maximal as possible. In Lemma 3.3 we will describe the 
conditions under which we can add vertices to a given testable subset of vertices so as 
to make it larger, without violating the testability condition. And in Proposition 3.6 
we will give the necessary and sufficient conditions for maximality of a subset of 
vertices in a circuit graph. 
Lemma 3.3. Let XJ be a testable subset of vertices. A vertex u$XJ can be added to 
XJ without violating testability condition of Xi, 
either if 
UEE(XJ) (35) 
or if 
r;(u) E Xi for some i, and IAS(XJ)uAS(u))I < L. (3.6) 
Example. In Fig. 17, let L = 5, and 
X[i = (e2, e3, e4, e5, ~1, ~2, ~3, ~4, ~6, ~7, ~8, ~9). 
We may add gates p5, ~10, pll, ~12, ~13, and input e6 to Xi, without violating 
testability condition, because then the ancestor set of the new Xi will be 
AS(X)) = (e2, e3, e4, e5, e6}, with lAS’(X;)l = L. 
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Fig. 17. Creating a maximal subset of vertices with respect to L = 5 
Proposition 3.6. A testable subset Xi of vertices is maximal with respect to L ifs 
u(X>) = L and either o - (Xi) = 8 and o+ (Xi) = 8 or for any vertex u E Xi 
u(X>uy’(u)) > L, Vi. (3.7) 
Example. In Fig. 17, let XJ = (e2, . . . ,e6, pl, . . . ,p13}, with u(X>) = 5, which is test- 
able if L = 5. Now if we try to add p14 as a successor of p8 or pll or ~13, we will get 
AS(XJ) = {el,e2,e3,e4,e5, e6}, with [AS( = 6 > L. 
Since p14 is the only successor of vertices in Xl, therefore now Xi has become 
maximal. 
3.2.7. Rules to cut arcs 
Since our objective in the algorithm “CEP” is to create maximal subsets, we need 
rules to decide which arcs should be cut so as to achieve our objective. The rules which 
we use are described in Lemma 3.4. 
Lemma 3.4. Iffor any u E Xi, relation IAS(X;)uAS(1/+ (v))l > L holdsfor some i, then 
arc (u, y+ (u)) should be cut. 
Example. In Fig. 17 let XJ = (e2, . . . ,e6,pl, . . . ,p13}, with L = 5. Since for 
gate ~14, which is a successor of p8 we have: IAS(XJ)uAS(pl4)1 > L, therefore arc 
(p8,p14) must be cut, and pseudo-input e7 created. Likewise arcs (pl l,p14) and 
(p13,p14) must be cut and pseudo-inputs e8, and e9 created. A second subset 
Xi = {el, e7, e8, e9, ~14, sl} is created, which is saturated, with AS(X:) = {el, e7, e8, es}. 
4. A polynomial complexity algorithm to partition a CIC 
Since finding an optimal solution to the problem of partitioning a CIC is computa- 
tionally too expensive, we propose a heuristic algorithm “CEP”, which is compared 
with “ESP” and “MRL”, presented in [13]. 
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Sdu1ion2: TD=l, k=2 
arcs cut : @9, p12) 
0 s2 
Fig. 18. Two solutions where the better one has a larger TD, with L = 4. 
This algorithm is based on phases or procedures. Evaluation procedure is used 
either to find the value of every vertex of circuit graph G, or to re-evaluate those 
vertices whose value has changed after applying the partition procedure. Partition 
procedure is applied to identify and create a testable subcircuit, starting from 
an input. 
The important features of “CEP” which distinguish it from the other two are: (i) in 
its evaluation procedure only vertices with value at most equal to L are evaluated, 
which means that “CEP” is faster and uses less static memory than the other two 
algorithms; (ii) its partition procedure starts from inputs unlike the other two which 
start from outputs; (iii) it does not need a segmentation procedure because the 
identification of subcircuits starts from inputs, while the other two algorithms have 
this procedure. 
The objective in all three heuristics is to create subcircuits with as many inputs as 
possible, i.e., to create subsets as close to maximal as possible. For such subcircuits, 
constraint (iii) of Section 2.3 is binding. If all subcircuits were maximal, then the total 
deviation from L, given by TD = If= 1 (L - ni - ci) would be zero. Therefore, the 
objective function chosen is to minimize TD. It is obvious that an optimal solution 
with respect o this objective function is not necessarily a good solution in terms of 
number of cuts and number of subcircuits. 
This is due to the fact that the term C:= 1 Ciyi represents the number of cuts. Since 
this term has a negative coefficient, in order minimize TD, there may be the tendency 
to increase the number of cuts. This is illustrated in Fig. 18, where, if L is equal to 4, the 
solution with 6 cuts and 3 subgraphs gives TD of zero value, while the preferred 
solution of one cut and 2 subgraphs results in TD equal to one. This is why in the 
tables of results, we have also reported the number of cuts, and the number of 
subcircuits created, so as to have a more reliable basis to compare our algorithms. 
Moreover, it is clear that these results are not optimal. Nevertheless, since they set 
numerical upper bounds on the number of cuts and subcircuits that can be 
obtained, they can serve as initial feasible solutions which other algorithms may 
improve upon. 
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4.1. Algorithm “CEP “: combinational circuit evaluation and partition 
In “CEP”, after calling evaluation procedure for the first time, a list of all primary 
inputs, called List, is prepared. Then while List is not empty, its elements are taken one 
by one. For an input ei, the corresponding subgraph Gi is identified using the partition 
procedure. Each identified element of Gi is marked so that it will not be considered 
again. 
During the execution of partition procedure two sets of inputs will be created. Set Ei 
will contain all inputs included in Gi, which are marked. Set li will consist of all 
pseudo-inputs which have been created by cuts. Therefore, inputs in Ei are eliminated 
from List, and inputs in Ii are added to List. Then the graph is re-evaluated from 
pseudo-inputs in Ii onwards, only for a subset X’, which contains those vertices whose 
value is less than or equal to L. An algorithmic description of “CEP” is given below. 
Algorithmic description of “CEP” 
Step 0: Call evaluation (E,X), set List = {unmarked primary inputs}. 
Step 1: While List # 0 consider next element ei of List, and do Steps 224. 
Step 2: Call partitiOn(ei). 
Step 3: Call evaluatiOn(li, X’). 
Step 4: Set List = List - Ei + Ii, and go to Step 1. 
4.2. Evaluation procedure of “CEP” 
Let X’ denote the set of vertices whose AS has not been calculated, and Y’ denote 
the vertices that will be considered for evaluation during rth iteration. Y” may contain 
two types of vertices: vertices with no predecessors, or vertices with predecessors that 
are either evaluated in previous iterations or whose value had not changed after 
application of partition procedure. 
When evaluation procedure is called for the first time, initially X’ = X, the set of 
vertices, and Y1 = E, the set of primary inputs. The subsequent calls to evaluation 
procedure will be made to re-evaluate asubset X’ of vertices; therefore X’ = X’, where 
X 3 X’, and Y1 = I, the set of created pseudo-inputs. Then Z = X - X’ will repres- 
ent the set of vertices whose value has remained unchanged and need not be 
re-evaluated. Once all the elements of Y’ are considered, it is substracted from x’. The 
set NB (not big) consists of those vertices that have been evaluated. A dummy 
variable, called Union, holds the union of the ancestor sets of the predecessors of 
vertex v. If the cardinality of Union is less than or equal to L, then the ancestor set of 
v is set equal to Union, and v is added to NB. Since only vertices whose predecessors 
have been evaluated, can be evaluated, Y’ may become empty, in which case the 
algorithm will stop. 
An algorithmic description is given below, where from the second step a loop is 
repeated until either Y’ is empty or S 2 Y’, in which case Y’ has no successors. In the 
first case the algorithm will stop, in the second, after another iteration Xrf ’ will 
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become empty and the procedure will stop. It should be noted that the first step is 
superfluous, and is added only to simplify the algorithmic description. 
Algorithmic description of evaluation procedure of “CEP” 
Step 0: r = 1, X’ = X or X’, Y1 = E or I, Z = X - X’, NB = Y ‘. 
Step 1: Vve Y’ set AS(u) = {v}, and u(v) = 1. 
Set X’+i = X’ - Y’. 
While X’+ ’ # 8, repeat Steps 2 and 3. 
Step 2: Yr+l = {v E X’+ ’ 1 (NB u Z) 3 r-(v)}, the set of vertices whose prede- 
cessors have either been evaluated or did not need to be re-evaluated. 
If Y ‘+ l = 0 then stop else 
VVE Y’+i 
Union = u$‘~’ AS(yj (v)) 
if 1 Union 1 d L then set 
As(v) = Union, and u(v) = IUnionl, NB = NBu {v}. 
Step 3: Set r = r + 1, and Xr+r = X’ - Y’. 
This procedure is similar to that of Bellman and Kalaba, for labelling the vertices of 
a directed graph, for which the complexity is known to be O(l Al), cf. [31]. Therefore, 
the worst-case complexity of this procedure, when all vertices are evaluated, is O(l Al). 
4.3. Partition procedure of “CEP” 
Each application of this procedure will create one subcircuit Gi whose elements will 
have their mark M set equal to i. Subcircuit Gi is created starting from Xi = {cl}, 
where ei is either an unmarked primary input, or a pseudo-input created in previous 
calls to partition procedure. Then AS(i) is set equal to {et}. The conditions of Lemma 
3.3 are used in order to add vertices to Xi until it becomes either maximal or saturated 
and no other vertex can be added to it. Every added vertex is marked and is put in 
a queue Q to be examined. Elements of Q are taken and examined on the basis of 
first-in first-out (FIFO). If a successor of a vertex is not evaluated or if adding it to Xi 
will violate testability condition, then the arc joining them is added to Cutset. 
When all successors of a vertex have been considered, all arcs in the Cutset are cut, 
according to rules given in Lemma 3.4, and one pseudo-input/output is created for 
them. The psuedo-output is an element of Xi, and is marked, and the pseudo-input is 
added to the set Ii. This procedure is continued until Q is empty. Then all vertices with 
mark equal to i constitute the subgraph Gi. 
Algorithmic description of partition procedure of “CEP” 
Step 0: Let ei be the unmarked primary input or pseudo-input from where this 
phase starts. Set AS(i) = {ei}, v = ei, Q = {ei}, M(ei) = i, Zi = 8, Ei = {ei], 
h= 1. 
While Q # 0, repeat Steps l-4. 
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Step 1: Take next element u of Q on the FIFO basis. Set Cutset = 0. 
Step 2: For all unmarked predecessors y,: (u) of u set 
M(yj (0)) = i, and Q = Q u (7,: (u)} 
if y,: (u) is an input then set Ei = Ei u {y,: (u)} 
Step 3: Consider all unmarked successors yj’ (u) of u. 
If r;(u) is evaluated and if lAS(1’)uAS(yf(u))l < L, then set 
M(yf(u)) = i, Q = Qu{yj’(u)}, and AS(i) = AS(i)uAS(yf(u)); 
else Cutset = Cutset u ((21, yf (II))>. 
Step 4: If Cutset # 8, then cut arcs in Cutset, create pseudo-input eh, pseudo-output 
Sk, 
set M(Si) = i, Ii = ZiU{C?~>, h = h + 1. 
This procedure is similar to the algorithm of Tremaux to find the connected 
components of a graph, and elaborated by Tarjan (complexity equal to 0( 1 A I), cf. [ 181). 
4.4. Complexity of algorithm “CEP” 
The number of subcircuits, k, is bounded below by r I E I/L 1 , and it is bounded 
above by ) PI, in which case each gate is in a different subcircuit. Therefore, in the worst 
case, where each subcircuit consists of only one gate, there will be IPI calls to 
evaluation and partition procedures, where each procedure has a worst-case complex- 
ity O(lAl). 
In other words, the worst-case complexity of “CEP” will be 
O(lPI *(IAl + IAl)) = O(lPI *IAl). 
It should be noted that the above complexity is very pessimistic, and in practice, as 
shown by experimental results, “CEP” is very fast. 
5. Experimental results 
5.1. Data structure - ISCAS circuits 
We have written a program in C for algorithm “CEP”. Data structure used in it is 
identical to that used in programs corresponding to “ESP” and “MRL”, which is 
similar to relational tables. One major difference is that we have used multi-valued as 
well as single-valued domains. We use three tables, for inputs, outputs, and gates. 
Domains for these are: the number of predecessors, the set of predecessors if they exist, 
the number of successors, the set of successors if they exist, the AS, and the value. The 
advantage of this type of data structure is that each vertex can be accessed directly by 
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its index number. However, this data structure uses a lot of static memory, and is not 
suitable for extra large circuits on small computers. 
Our data consists of ten ISCAS85 (International Symposium on Circuits And 
Systems 1985) combinational benchmark circuits [S]. The first part of program is 
capable to read an ISCAS85 circuit in its neutral netlist format and translate it into 
the format mentioned above. Domains related to AS and value are left empty. They 
are calculated later by the evaluation procedure. 
5.2. Results 
We have run the program corresponding to algorithm “CEP” with various values 
of partition parameter L, ranging from 15 to 20. Starting points and decisions taken at 
branching points, when applicable, are identical in all cases. 
Results are compared with those obtained for “ESP” and “MRL”, and are reported 
in Tables l-7. It should be noted that circuit ~2670 is reported to have 233 inputs. But, 
as far as our algorithms are concerned, 76 of these inputs are redundant since they 
have a zero out-degree, and do not feed any of the vertices. 
The first column in each table corresponds to the value of L. As expected, the larger 
L is, the better are the results. The second column shows the number of cuts. As it can 
be seen, “CEP” administers fewer cuts than “MRL” in all cases, and “CEP” performs 
better than “ESP” in most cases. The third column gives the percentage of cuts with 
respect o the existing number of gates in the circuit. It can be seen that the percentage 
of cuts by “CEP” decreases rapidly as the circuit grows in size. This result shows that 
this algorithm is more efficient for the partitioning of larger circuits. Fig. 19 shows the 
relationship between number of gates and the percentage of cuts by “CEP”, “ESP” 
and “MRL” when L is equal to 20. The fourth and fifth columns represent, respec- 
tively, the number of subcircuits, k, and the total deviation from L given by 
& 
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Fig. 19. Curves representing % of cuts with respect to number of gates for “CEP”, “ESP” and “MRL” with 
L = 20. 
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Table 1 
Results for C432 with 36 inputs, 160 interior and output gates, 7 outputs, max. 
fan-in = 9, max. fan-out = 9 
Algorithm L No. of Cuts k TD Time 
cuts (s) 
“CEP” 15 122 76 11 7 1.2 
“EST”’ 15 142 89 13 17 12.8 
“MRL” 15 148 93 14 26 15.6 
“CEP” 16 116 73 10 8 1.3 
“EST”’ 16 132 83 11 8 12.4 
“MRL” 16 144 90 13 28 14.9 
“CEP” 17 109 68 9 8 1.2 
“ESP” 17 136 85 11 15 12.8 
“MRL” 17 136 85 12 32 14.3 
“CEP” 18 104 65 8 4 1.2 
“EST”’ 18 123 77 9 3 13.0 
“MRL” 18 131 82 10 13 13.7 
“CEP” 19 102 64 8 14 1.2 
“ESP” 19 116 73 8 0 10.9 
“MRL” 19 124 78 9 11 13.1 
“CEP” 20 98 61 7 6 1.4 
“EST”’ 20 102 64 7 2 10.8 
“MRL” 20 122 76 9 22 13.4 
Table 2 
Results for C499 with 41 inputs, 202 interior and output gates, 32 outputs, 
max. fan-in = 5, max. fan-out = 12 
Algorithm L No. of Cuts k TD Time 
cuts (s) 
“CEP” 15 138 68 13 16 1.8 
“EST”’ 15 133 66 12 6 6.1 
“MRL” 15 171 85 16 28 8.7 
“CEP” 16 141 70 12 10 1.9 
“EST”’ 16 123 61 11 12 6.6 
“MRL” 16 157 78 14 26 7.8 
“CEP” 17 141 70 11 5 2.0 
“ESP” 17 136 67 11 10 6.6 
“MRL” 17 168 83 13 12 7.7 
“CEP” 18 152 75 11 5 2.1 
“EST”’ 18 123 61 10 16 5.8 
“MRL” 18 150 74 13 43 6.8 
“CEP” 19 132 65 10 17 2.0 
“EST”’ 19 129 64 10 20 6.9 
“MRL” 19 153 76 12 34 6.9 
“CEP” 20 124 61 9 15 2.3 
“EST”’ 20 129 64 9 10 7.2 
“MRL” 20 155 77 13 64 7.0 
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Table 3 
Results for C880 with 60 inputs, 383 interior and output gates, 26 outputs, 
max. fan-in = 4, max. fan-out = 8 
Algorithm L No. of Cuts k TD Time 
cuts (s) 
“CEP” 15 130 34 13 5 4.2 
“EST”’ 15 157 41 16 23 8.7 
“MRL” 15 215 56 20 25 10.1 
“CEP’ 16 135 35 13 13 4.6 
“ESP” 16 144 38 14 20 8.7 
“MRL” 16 220 57 20 40 10.2 
“CEP” 17 126 33 12 18 4.7 
“EST”’ 17 147 38 14 31 8.6 
“MRL” 17 219 57 18 27 9.7 
“CEP” 18 144 38 12 12 5.3 
“ESP” 18 135 35 12 21 8.5 
“MRL’ 18 201 52 17 45 7.9 
“CEP” 19 121 32 10 9 5.4 
“ESP” 19 133 35 11 16 8.6 
“MRL” 19 194 51 15 31 8.7 
“CEP” 20 128 33 10 12 6.4 
“ESP” 20 147 38 11 13 9.0 
“MRL” 20 205 54 15 35 9.4 
Table 4 
Results for Cl355 with 41 inputs, 546 interior and output gates, 32 outputs, 
max. fan-in = 5, max. fan-out = 12 
Algorithm L No. of Cuts k TD Time 
cuts (s) 
“CEP” 
“EST”’ 
“MRL” 
“CEP” 
“ESP” 
“MRL” 
“CEP” 
“ESP” 
“MRL” 
“CEP” 
“ESP” 
“MRL” 
“CEP” 
“ESP” 
“MRL” 
“CEP” 
“ESP” 
“MRL” 
15 137 25 12 2 6.4 
15 166 30 15 18 37.7 
15 282 52 24 37 56.9 
16 113 21 10 6 6.9 
16 163 30 14 20 37.7 
16 271 50 22 40 58.7 
17 137 25 11 9 6.0 
17 151 28 12 12 35.6 
17 260 48 19 22 57.9 
18 132 24 10 7 7.1 
18 157 29 12 18 35.5 
18 248 45 17 17 61.1 
19 131 24 10 18 7.7 
19 156 29 11 12 36.2 
19 251 46 17 31 57.8 
20 121 22 9 18 7.6 
20 149 27 10 10 32.7 
20 252 46 17 47 59.0 
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Table 5 
Results for Cl908 with 33 inputs, 880 interior and output gates, 25 outputs, 
max. fan-in = 8, max. fan-out = 16 
Algorithm L 
“CEP” 15 
“ESP” 15 
“MRL” 15 
“CEP” 16 
“ESP” 16 
“MRL” 16 
“CEP” 17 
“ESP” 17 
“MRL” 17 
“CEP” 18 
“EST”’ 18 
“MRL” 18 
“CEP” 19 
“ESP” 19 
“MRL” 19 
“CEP” 20 
“ESP” 20 
“MRL” 20 
No. of Cuts k TD Time 
cuts (s) 
299 34 24 28 14.1 
286 33 23 26 85.4 
472 54 37 50 121.7 
288 33 21 15 13.6 
246 28 19 25 85.1 
481 55 36 62 141.8 
278 32 19 12 14.6 
256 29 19 34 79.9 
445 51 32 66 95.4 
265 30 17 8 14.1 
250 28 17 23 16.4 
450 51 29 39 98.0 
267 30 17 23 14.7 
246 28 16 25 71.4 
450 51 28 49 103.7 
252 29 15 15 14.7 
258 29 15 9 85.7 
422 48 24 25 71.9 
Table 6 
Results for C2670 with 157 inputs, 1269 interior and output gates, 140 outputs, 
max. fan-in = 5, max. fan-out = 11 
Algorithm L 
“CEP” 15 
“ES&“’ 15 
“MRL” 15 
“CEP” 16 
“EST”’ 16 
“MRL” 16 
“CEP” 17 
“ESP” 17 
“MRL” 17 
“CEP” 18 
“ESP” 18 
“MRL” 18 
“CEP” 19 
“ESP” 19 
“MRL” 19 
“CEP” 20 
“ESP” 20 
“MRL” 20 
No. of Cuts k TD Time 
cuts (s) 
445 35 42 28 37.1 
447 35 43 41 138.0 
578 46 54 75 155.4 
424 33 38 27 38.4 
367 29 35 36 112.3 
569 45 51 90 191.1 
432 34 36 23 41.2 
368 29 32 19 105.3 
528 42 44 63 149.4 
389 31 33 48 39.7 
307 24 27 22 86.1 
509 40 42 90 132.2 
377 30 29 17 41.4 
320 25 26 17 99.4 
520 41 38 45 157.3 
370 29 28 33 41.8 
292 23 24 31 91.6 
512 40 37 71 234.8 
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Table 7 
Results for C3540 with 50 inputs, 1669 interior and output gates, 22 outputs, 
max. fan-in = 8, max. fan-out = 16 
Algorithm L No. of Cuts k TD Time 
cuts (s) 
“CEP” 
“ESP” 
“MRL” 
15 
15 
15 
“CEP” 16 
“ESP” 16 
“MRL” 16 
“CEP” 
“ESP” 
“MRL” 
17 
17 
17 
“CEP” 18 
“ESP” 18 
“MRL” 18 
“CEP” 
“ESP” 
“MRL” 
“CEP” 
“ESP” 
“MRL” 
19 
19 
19 
20 
20 
20 
762 
851 
1031 
720 
747 
983 
726 
769 
978 
660 
743 
944 
640 
759 
932 
623 
734 
904 
46 55 13 
51 62 29 
62 76 59 
43 50 
45 51 
59 70 
43 41 
46 51 
59 65 
40 41 
45 46 
57 62 
38 38 
45 44 
56 58 
30 
19 
87 
23 
48 
77 
70.6 
1541.4 
2909.9 
59.7 
1504.8 
2718.3 
28 59.2 
35 1757.3 
122 2499.8 
32 59.9 
27 2374.8 
120 3313.2 
37 35 27 60.7 
44 40 16 2081.6 
54 53 106 3270.1 
67.7 
1926.5 
2712.8 
TD = CT= I (L - ni - CL). It is clear that “CEP” minimizes k better than “ESP” and 
“MRL”. A large TD means that many subcircuits with few inputs have been created. 
Finally, execution times in seconds on a Gould mini-computer are given in the last 
column. These values confirm that “CEP” is the fastest of all. This is due to the 
evaluation procedure of “CEP”, which at each call evaluates a restricted number of 
vertices. This method requires less static memory and has enabled us to test “CEP” on 
the three latest ISCAS85 circuits. Results for these are reported in Tables 8-10. 
Table 8 
Results for C5315 with 178 inputs, 2307 interior and output 
gates, 123 outputs, max. fan-in = 9, max. fan-out = 15 
L No. of 
cuts 
15 1106 48 89 51 98.8 
16 1065 46 81 53 101.8 
17 997 43 71 32 100.6 
18 1047 45 70 35 105.1 
19 902 39 59 41 98.3 
20 922 40 56 20 101.6 
Cuts k TD Time 
N 
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Table 9 
Results for C6288 with 32 inputs, 2418 interior and output 
gates, 32 outputs, max. fan-in = 2, max. fan-out = 16 
L No. of Cuts k TD Time 
cuts fs) 
15 742 31 52 6 110.3 
16 753 31 50 15 124.2 
17 743 31 46 7 137.4 
18 567 23 34 13 112.0 
19 541 22 31 16 108.0 
20 406 17 22 2 97.7 
Table 10 
Results for C7552 with 206 inputs, 3513 interior and output 
gates, 108 outputs, max. fan-in = 5, max. fan-out = 15 
L No. of Cuts k TD Time 
cuts (s) 
15 1527 43 118 37 232.5 
16 1427 41 104 31 234.5 
17 1407 40 97 36 246.0 
18 1334 38 87 26 252.7 
19 1326 38 83 45 258.6 
20 1297 37 77 37 261.0 
Indeed the superiority of “CEP” over the other two algorithms is mainly due to its 
evaluation procedure. Both heuristics “MRL” and “ESP” failed to run on the three 
largest ISCAS circuits because of the memory requirements of their evaluation 
procedure. This is why we do not have any results reported for “MRL” and “ESP” on 
these circuits. Furthermore, as far as the 7 smaller ISCAS circuits are concerned, 
“CEP” generates definitely less cuts and less subcircuits than “MRL”, and it performs 
better than “ESP” in most cases. Given the ability of “CEP” to run on larger circuits, 
its speed and its relatively better results, we conclude that it is an improvement over 
the two previous heuristics. 
It should be noted that in the three programs “CEP, “ESP” and “MRL”, evaluation 
procedure is systematically called after each cut. Therefore the values presented for 
execution times are exagerated, and the actual time needed to execute these algorithms 
is far less. However, since these programs are fast, we did not attempt o modify them. 
6. Conclusions and further research 
We have proposed a new graph partitioning model for the problem of pseudo- 
exhaustive testing of a VLSI combinational circuit. Since solving the theoretical 
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model would require a considerable amount of computations, we have considered 
applying heuristic algorithms. A polynomial complexity algorithm “CEP” has been 
presented and tested using ICSASS benchmark circuits. 
Results confirm that “CEP” is faster and more efficient than algorithms “ESP” and 
“MRL”. Moreover, we find that “CEP” can be used for larger circuits, while the other 
two failed. 
We have extended the proposed model to the general case of sequential circuits, 
with memory elements. Since “CEP” is not directly applicable to sequential circuits 
whose corresponding graph is not acyclic, we are at present working on a new version 
of algorithm “SEP” (sequential circuit evaluation and partition), suggested by Davis- 
Moradkhan and Roucairol [ 141, which can be used to evaluate and partition sequen- 
tial circuits. 
Since the objective function used in our algorithm does not sufficiently penalize the 
number of cuts, results reported here are not optimal. However, they set upper bounds 
on the number of cuts and subcircuits that may be created for each of the ten ISCASSS 
circuits tested, and may be used as initial feasible solutions by other algorithms, such 
as meta heuristics (Tabu search, simulated anealing, etc.). 
From the theoretical point of view, it would be interesting to find the set of 
problems solvable in polynomial time by studying the structure of the underlying 
digraph G, in particular when G is an arborescence or when it has no reconvergent 
fan-outs, or when G is a series-parallel DAG. 
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